An SRAM that does not require a clock signal to validate its control signals. About 30% lower in price and performance compared to synchronous cache.