Skip to content Skip to footer

An SRAM that requires a clock signal to validate its control signals. This enables the cache memory to run lockstep with the CPU. Can be either Burst or Pipelined Burst.

0
    Your Cart
    Your cart is empty