Skip to content Skip to footer

A type of synchronous cache that uses two techniques to minimise processor wait states – a burst mode that pre-fetches memory contents before they are requested, and pipelining so that one memory value can be accessed in the cache at the same time that another memory value is accessed in DRAM.

0
    Your Cart
    Your cart is empty