Refers to the System Controller component of a Pentium chipset, responsible for integrating the cache and main memory DRAM control functions and for managing the host and PCI buses. See also Southbridge.
Refers to the System Controller component of a Pentium chipset, responsible for integrating the cache and main memory DRAM control functions and for managing the host and PCI buses. See also Southbridge.